Job Description SiFive is seeking a hardware design engineer who is passionate about designing industry‑leading debug, trace and profiling IP to help drive the tidal wave of adoption of RISC‑V as the architecture of choice for
SiFive, Inc. is seeking a hardware design engineer in La Ciotat, France, to develop leading debug, trace and profiling IP for RISC-V architecture. In this role, youll work with cross-functional teams, creating hardware designs that support
# Debug/Trace/Profiling Design EngineerApplylocations: La Ciotat, France: Cambridge, England, United Kingdom: Austin, Texas, United States: Boston, Massachusetts, United Statestime type: Full timeposted on: Posted 6 Days Agojob requisition id: R- # About SiFive *As the pioneers
Staff Hardware Design Engineer page is loaded# Staff Hardware Design Engineerlocations: La Ciotat, Bouches-Du-Rhone, France: Francetime type: Full timeposted on: Posted Todayjob requisition id: R- # About SiFive *As the pioneers who introduced RISC-V to the
Job Responsibilities Architect, design and implement debug, trace and profiling hardware. Work with architecture, performance, software and hardware teams in architecture/microarchitecture exploration and specification. Implement RTL generators such that elements self‑configure to optimally design‑in extensive configurability